In this paper CMOS Four Quadrant Analog Multiplier is designed. It is based on pair of common source amplifier, which acts as input transistor and two identical voltage controlled square root blocks which operate as nonlinear cancellation path. Simulated results using eldo spice in Mentor Graphics Tools for 350nm and 180nm CMOS technology. The main performances of the multiplier including bandwidth, power dissipation, and gain are improved.

**Keywords**: Analog Multiplier, Common Source Amplifier, Mentor Graphics, Square Root Block

**Introduction**

In analog signal processing the need often arises for a circuit that takes two analog inputs and produces an output proportional to their product. Such circuits are termed analog multiplier. So, the ideal output of the multiplier is \( V_{out} = K_mV_xV_y \), Where \( K_m \) = multiplier gain unit.

Four quadrant analog multipliers are very useful building blocks in many circuits such as adaptive filters, frequency shifters, and modulators. These applications are required to operate in low voltage environment for improving their power efficiency and incorporating with mixed signal systems to be used in portable application.

There are several means to realize a four quadrant analog multiplier and it is also suggested by that using saturated MOSFET in strong inversion is more practical than any other mean. Recently based on square law relation of Saturated MOSFET, various compact multiplier architectures. Most of them feature wide input range, high operating frequency and low power consumption which are resulted from excellent manipulation of the square law function in high compactness structure.

Focusing in this designed circuit, which is seemed to be compact circuit, it is found that the overall multiplier circuit cannot be called compact since it is require an extra voltage reference connected between the resistive loads to generate the extra voltage reference, more power consumption and circuit complexity are unavoidable.

In this paper, we design a new multiplier which circuit have such a arrangement that transistor level improved such that the extra voltage reference becomes redundant and can be eliminated. We then obtain four quadrant analog multiplier

With real compact structure. Therefore the some circuit performance of the designed circuit is improved. In ordered to validate circuit performance, the designed multiplier has been simulated in eldo spice tool of Mentor Graphics using model parameter for 350nm and 180nm CMOS process. The results shows that bandwidth, power dissipation and DC characteristics of the designed circuit.

The remaining of this paper is organized in the following section, a basic concept for realizing the analog multiplier is introduced in section II. Next a modification of square rooting circuit used to form an analog multiplier is described in section III. The multiplier is illustrated in section IV. In addition, simulated results of the multiplier and conclusion are present in section V and VI respectively.

**Basic Concept**

Realizing analog multiplier is based on similar approach showing in Fig. 1. It comprises a pair of common source amplifier (M1 and M2), which acts as input transistor to provide output currents in term of squaring functions of input voltages (V1 and V2), and two identical square root blocks which operate as non-linear cancellation path. Injecting the output currents of the input transistors into the square root blocks, a differential output current of the overall circuit will become a multiplication function of two input signal \( V_{12} \) and \( V_{34} \). More detail of mathematical analysis using

square-law relation of saturated MOSFET in strong inversion will be shown in the paragraph below.

Figure 1. Basic concept of four quadrant analog multiplier

Assuming MOSFET M1 and M2 are biased in active region and neglecting channel length modulation effect, the current $I_A$ and $I_B$ can be respectively found as,

\[ I_A = K_n (V_1 - V_2)^2 \]  
\[ I_B = K_n (V_2 - V_1)^2 \]

Where $K_n = 0.5 \mu C_{ox} W / L$ is a Trans conduction parameter of each MOSFET and $V_t$ is the threshold voltage of NMOS transistor. From (1) and (2), the relation between the current $I_A$ and $I_B$ and the differential input voltage $V_{12} = V_1 - V_2$ can be given by

\[ \sqrt{I_A} - \sqrt{I_B} = V_{12} \sqrt{K_n} \]  

The drain current $I_A$ and $I_B$ are fed into the square root blocks controlled by $V_{34}$, results in

\[ I_{out} = I_{01} - I_{02} = K \sqrt{V_{34}} (\sqrt{I_A} - \sqrt{I_B}) \]  

Where $K$ is the gain of square root blocks. Substituting (3) into (4), yields

\[ I_{out} = K \sqrt{K_p V_{34}} V_{12} \]  

It can be seen that an output current appeared in (5) is in form of a multiplication function between two input signal $V_{12}$ and $V_{34}$. Based on this approach, both linear trans conductor and four quadrant analog multiplier have been designed.

Unfortunately, the early works require more than 3V for supply voltage which is not sufficiently for modern analog design. Subsequently, a new square rooting circuit operated under 1.5V single supply was proposed in which can be applied as a compact four quadrant analog multiplier.

In next section, the improved square root circuit which is more suitable for realizing an analog multiplier will be described.

Square Rooting Circuit

A square rooting circuit which is shown in Figure 2. Using square law relation of saturated MOSFET in strong inversion and setting M3-M8 to be identical, the current $I_C$ and $I_D$ are found to be

\[ I_C = K_p \left( V_{34} + \frac{I_A}{\sqrt{K_p I_B}} \right) \]
\[ I_D = K_p \left( V_{34} + \frac{I_B}{\sqrt{K_p I_A}} \right) \]

Where $K_p$ is a Trans conduction parameter of each PMOS transistor and $V_{34} = V_3 - V_4$ is differential controlled voltage. Considering (4) and (5) in conjunction with the fact that $I_A + I_B = I_{01}$ and $I_B + I_C = I_{02}$ leading to

\[ I_{01} = K_p V_{34}^2 + 2V_{34} \sqrt{K_p I_A} + I_A + I_B \]
\[ I_{02} = K_p V_{34}^2 + 2V_{34} \sqrt{K_p I_B} + I_A + I_B \]

Subtracting (8) and (9), result in

\[ I_{out} = I_{01} - I_{02} = 2 \sqrt{K_p V_{34}} (\sqrt{I_A} - \sqrt{I_B}) \]

It is obvious that the output current of the improved square root circuit is function of $I_A$ and $I_B$ and its gain can be adjusted the voltage $V_{34}$ and trans conduction parameter $K_p$. 
Figure 3. The four quadrant analog multiplier circuit

Figure 3 shows that the multiplier circuit which is constituted by substituting the square rooting circuit in Fig. 2 into the square root blocks of Figure 1. Focusing on the differential output voltage we have found that

\[ V_{\text{out}} = V_{\text{out}} - V_{\text{out}} = R \left( I_{\text{in}} - I_{\text{out}} \right) \]  \hspace{1cm} (11)

Also this \( V_{\text{out}} \) and \( V_{\text{out}} \) are fed in to the voltage controlled voltage source for generating the differential output of the \( V_{\text{out}} \) and \( V_{\text{out}} \).

Substituting (10) into (11), differential output voltage can be found as

\[ V_{\text{out}} = 2R \sqrt{K_p K_n V_{\text{in}} V_{\text{out}}} \left( \sqrt{I_{\text{out}}} - \sqrt{I_{\text{in}}} \right) \]  \hspace{1cm} (12)

Finally substituting (3) into (12) yields

\[ V_{\text{out}} = 2R \sqrt{K_p K_n V_{\text{in}} V_{\text{out}}} \]  \hspace{1cm} (13)

Now, we have an output of four quadrant analog multiplier and its gain can be adjusted by the load resistor \( R \) and the dimension of each MOSFET.

**Simulation Result**

The simulation results are obtained in different topology 350nm and 180nm.

**Simulation results in 350nm**

The designed multiplier is simulated by using eldo spice for 350nm CMOS process parameter. The input \( V_{\text{in}} \) and \( V_{\text{out}} \) are set to be balance with common mode voltages of 0.5V, respectively and supply voltage VDD is set to 2.5V.

A DC sweep showing the operation of the multiplier shown in Figure 4. The x-input, \( V_x \) is swept from -1 to +1, while at the same time the y-input is stepped from -1V to 1V in 0.5V increment.

Amplitude modulated signal is shown for information signal of 25MHz frequency and carrier of 60MHz in Figure 5. An AC characteristics of the multiplier is shown in Figure 6 and Bandwidth comes out to be 229.70MHz.

**Simulation results in 180nm**

The designed multiplier circuit is also simulated by
using eldo spice for 180nm CMOS process parameter. The input voltage \( V_{12} \) and \( V_{34} \) are set to be balanced with common mode input voltage of 1V, respectively and supply voltage VDD is set to 1.8V.

A DC sweep showing the operation of the multiplier is shown in Figure 7. The x-input, \( V_x \) is swept from -1 to 1, while at the same time the y-input is stepped from -1V to 1V in 0.5V increment. Amplitude modulated signal is shown for information signal of 25MHz frequency and carrier of 60 MHz in Figure 8. An AC characteristic of the multiplier is shown in Figure 9 and Bandwidth comes out to be 493.14 MHz.

### Table 2. Different measured parameter in 180nm

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power supply(V)</td>
<td>1.5v</td>
</tr>
<tr>
<td>Bandwidth(MHz)</td>
<td>493.14</td>
</tr>
<tr>
<td>Gain(dB)</td>
<td>27.88</td>
</tr>
<tr>
<td>Power dissipation(( \mu )W)</td>
<td>160.49</td>
</tr>
</tbody>
</table>

### Conclusion

A new square rooting circuit can be used for realizing a CMOS four quadrant analog multiplier has been presented. The circuit is simulated in the Eldo Spice in Mentor Graphics Tool. The gain, bandwidth and power dissipation in 350nm CMOS technology are respectively 18.36 dB, 229.70 MHz and 423.25 \( \mu \)W. Also the circuit is simulated in 180nm CMOS technology and the gain, bandwidth and power dissipation are respectively 27.88dB, 493.14 MHz and 160.49 \( \mu \)W.

### References


[909-913]


