Verilog Implementation, Synthesis & Physical Design of MOD 16 Counter
Mandeep Singh Narula*, Ramandeep Singh
* Assistant Professor, ECE Department, G D Goenka University, India

Abstract
In this paper, MOD 16 up counter has been implemented using Cadence front end tools. Verilog RTL has been used for writing the code of counter. The functionality of counter has been tested by writing the testbench of counter and observing its output waveform. Synthesized circuit and gate level netlist is generated by the synthesis tool. It also gives area, power and timing report which is satisfactory for the current design. Finally, physical design of counter is done which includes stages like floorplanning, power planning, placement, clock tree synthesis and routing. Setup time and hold time violations have been checked after routing stage. Total negative slack and worst negative slack have been found to be zero. Total power dissipation is 11767.597 nW and total area occupied by 13 cells of synthesized circuit is 88.200 units.

Keywords: Counter, Synthesis, Physical Design, RTL, MOD 16, Netlist

Introduction
A counter is a logic circuit that counts the number of occurrence of an input. Each count is called the state of the counter. The number of different states of the counter is known as modulus of the counter [3].

There are many applications of counter in electronics. Counters are widely used in almost all digital circuits such as measuring systems, analogue to digital converters, and various arithmetic operations [1]. Other applications are: frequency divider in phase-locked loops, frequency synthesizers, signal generation and processing circuits, microcontrollers, digital memories and in digital clock and timing circuits [4].

The table for 4 bit binary counter is shown in table 1. Q3 is MSB of counter and Q0 is LSB of counter. The counter increments its value after every positive edge of the clock. After 15th clock pulse, the counter reaches its maximum value 1111 and resets to 0000 after next clock pulse.

The 4-bit up counter is implemented using Cadence EDA tool [5]. The tool provides softwares for front end design such as Incisive tool for RTL code simulation and debugging, Encounter RTL Compiler for synthesis and netlist generation, and Cadence Encounter tool for physical design – floorplanning, placement and routing.

<table>
<thead>
<tr>
<th>Clock Pulse</th>
<th>Q3</th>
<th>Q2</th>
<th>Q1</th>
<th>Q0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>5</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>6</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>7</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>8</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>9</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>10</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>11</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>12</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>13</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>14</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>15</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
**RTL testbench**

Verilog testbench verifies the functionality of MOD 16 counter. It also helps in identifying the bugs if any in RTL code. A clock pulse of 10ns is generated in the testbench which increments the counter. Reset signal is also generated in the testbench, which is kept high in the beginning and makes transition to LOW level after 20 ns.

Counter module is instantiated in the testbench and name of counter instance is z1. It receives the clock pulse and reset signal from the testbench and generates output q which is incremented after every clock pulse. RTL testbench is shown below:

```verilog
module test_counter();
reg clk=1'b0;
reg rst;
wire [3:0] q;
counter c1(clk,rst,q);
always #5 clk=~clk;
initial begin
rst=1'b1;
#40 rst=1'b0;
end
initial begin
#800 $finish;
end
endmodule
```

Counter constraints have been set in order to avoid clock slew situation and to define clock swing range. Constraints are declared as shown below:

```verilog
create_clock -name clk -period 6 -waveform {0 3} [get_ports "clk"]
```

The constraint ensures that clock period is atleast 6 ns to avoid setup time and hold time violations. It also sets clock swing range between 0 to 3V.

Simulation is performed using Cadence Incisive Simulation software. Snapshot of simulation window is shown in figure 1. The counter output q increments after every clock pulse. It increments from decimal 0 to decimal 15 and then resets to decimal 0 after next clock pulse.

![Simulation Results](image)

**Synthesis**

Synthesis is performed by Cadence Encounter RTL Compiler tool. The synthesized circuit is shown in figure 2. There are 13 cells in the synthesized circuit consisting of 4 DFF, 1 NAND gate, 5 NOR gates, 2 XNOR gates and 1 XOR gate.

Circuit has 2 inputs – reset and clock and one output q which I incremented after every positive edge of clock. Reset signal goes to all 4 positive edge triggered D flip flop’s.

**Netlist Generated**

Encounter RTL Compiler tool also generates gate level netlist from the RTL code. Netlist generated is structural style Verilog code in which output of one gate is connected to input of other gate. The netlist is shown in figure 3. Corresponding circuit performs the same functionality as was intended in RTL code.

**Area & Power Dissipation**

The area report gives the area occupied by each of 13 cells which is shown in table 2. There are 4 instances of D flip flops which consume maximum area of 53.626 units. NAND gate occupies minimum area of 2.822 units. Total area occupied is 88.200 units.

The power dissipation of complete design – leakage power, dynamic power and total power is shown in table 3. Leakage power is very less as compared to
dynamic power dissipation which is more than 95% of total power dissipation.

```plaintext
// Generated by Cadence Encounter(R) RTL Compiler v11.10-p005
// Verification Directory fy/counter
module counter(clk, rst, q);
    input clk, rst;
    output [2:0] q;
    wire clk, rst;
    wire [3:0] q;
    wire n 0, n 1, n 2, n 3, n 4, n 5, n 6, n 7;
    wire n 8;
    DFF0XN q reg[3] (.C (clk), .D (n 0), .Q (q[3]));
    N0RZ2X1 g63A (n 7), .B (rst), .Y (n 8);
    DFF0XN q reg[2] (.C (clk), .D (n 6), .Q (q[2]));
    XNORZ2X1 g65A (n 3), .B (q[3]), .Y (n 7);
    DFF0XN q reg[1] (.C (clk), .D (n 4), .Q (q[1]));
    N0RZ1X1 g66A (n 5), .B (rst), .Y (n 6);
    ORZ2X1 g68A (n 2), .B (q[2]), .Y (n 5);
    ORZ2X2 g70A (n 1), .B (rst), .Y (n 4);
    DFF0XN q reg[0] (.C (clk), .D (n 0), .Q (q[0]));
    NORZ2X1 g90A, AN (q[2]), .B (n 2), .Y (n 3);
    XORZ2X1 g72A (q[1]), .B (q[0]), .Y (n 1);
    ORZ1X2 g74A (q[0]), .B (rst), .Y (n 0);
endmodule
```

Fanout is driving capability of cell and slew is measure of how fast the output responds to change in input.

<table>
<thead>
<tr>
<th>Type</th>
<th>Fanout</th>
<th>Load (fF)</th>
<th>Slew (ps)</th>
<th>Delay (ps)</th>
<th>Arrival (ps)</th>
</tr>
</thead>
<tbody>
<tr>
<td>D Flip Flop</td>
<td>4</td>
<td>5.3</td>
<td>123</td>
<td>245</td>
<td>245</td>
</tr>
<tr>
<td>NAND Gate</td>
<td>2</td>
<td>3.4</td>
<td>58</td>
<td>58</td>
<td>303</td>
</tr>
<tr>
<td>NOR Gate</td>
<td>1</td>
<td>1.8</td>
<td>45</td>
<td>39</td>
<td>342</td>
</tr>
<tr>
<td>XOR Gate</td>
<td>1</td>
<td>1.7</td>
<td>75</td>
<td>71</td>
<td>412</td>
</tr>
</tbody>
</table>

Physical design
Cadence Encounter RTL Compiler has been used for physical design.

The different stages in physical design flow are:
- Floorplanning
- Power Planning
- Placement
- Clock-tree Synthesis (CTS)
- Routing

The first step in the physical design flow is Floorplanning. In floorplanning, the core chip area is allocated. This is the area in which whole core circuitry is placed. It decided the boundary of the core.

In the current design, specifications for floorplanning are:
- Core to Left = 5 um
- Core to Right = 5 um
- Core to Top = 5um
- Core to Bottom = 5um
The resultant output is shown in figure 4, where distance from core to I/O boundary is 5um.

**Fig -4: Floorplanning Output**

Next stage is power planning in which VDD and VSS are selected. Specifications chosen are:

- Metal Layer in Top & Bottom = Metal 5
- Metal Layer in Left & Right = Metal 6

Rings and stripes are added in the design as shown in figure 5.

After power planning, next stage is placement in which exact position of a block is decided. Different placement algorithms are used for that which considers various parameters. Some of these parameters are wire length, delay, timing constraints etc. Blocks which communicate with each other very frequently are placed close to each other.

Clock tree synthesis minimizes clock skew and if necessary inserts clock buffer. Generally, clock is distributed using H tree path so that clock source to all destinations distance is equal.

**Fig -5: Power planning Output**

Routing connects different blocks using different metal layers which can go up to 9 or 10 layers. Vias are also used while routing different metal layers over same point. Layout after routing stage is shown in figure 6.

**Fig -6: Layout**

**Timing Report after routing**

After routing, set up time and hold time violations are checked in the design. In current design, no slack has been as shown in figure 7 below.

WNS is worst negative slack and TNS is total negative slack. Negative slack implies that delay in that path is high and signal should arrive early.

**Fig -7: Timing Analysis**

**Conclusion**

Counter is very important block in VLSI. Counter is the widest application of flip - flops. A counter is one of the more useful digital circuits [2]. Counter counts the number of occurrences of an events for controlling certain processes [6]. Some of the applications of counter are frequency synthesizers, signal generation and processing circuits,
microcontrollers, digital memories, measuring systems, analogue to digital converters, and various arithmetic operations etc.

In this work, MOD 16 up counter has been implemented using Cadence Incisive tool for RTL code simulation and debugging, Encounter RTL Compiler for synthesis and netlist generation, and Cadence Encounter tool for physical design – floorplanning, placement and routing.

Verilog testbench verifies the functionality of RTL code and synthesized circuit is generated along with area, power and timing report. The RTL code can be modified to optimize area, power and timing results. In current design, area, power and timing reports are satisfactory.

Finally, physical design – floorplanning, placement, routing is done and slacks are checked for any setup or hold time violations. The MOD 16 counter is optimum in terms of area, power and timing analysis.

Reference
5. Cadence Analog and Mixed signal labs, revision 1.0, IC613, Assura 32, incisive unified simulator 82, Cadence design systems, Bangalore.

Author Bibliography
Mandeep Singh Narula completed his Masters Degree in VLSI at IIT Kharagpur, India in 2008. He is working as Assistant Professor in ECE department at G D Goenka University, Gurgaon, India. His areas of interest include Analog and Digital VLSI, RTL Design and Verification. Email:

Ramandeep Singh completed his Masters Degree in Embedded System at BITS Pilani, India in 2009. He is working as Assistant Professor in ECE department at G D Goenka University, Gurgaon, India. His areas of interest include Microcontrollers, Microprocessors, and Digital System Design. Email: