ABSTRACT
The wavelet transform is denoted by ‘WT’ gained wide-ranging approval in processing signal and in compressing image. A 2D analysis must be implemented to use WT for processing the image. Such powerful signal analysis technique can be implemented for non-stationary data using Lifting architecture for the Discrete Wavelet Transform (DWT). Since high speed implementation with low latency is a demanding task, so in this work, separable pipelining architecture is proposed for rapid computation for two-dimensional one, discrete wavelet transform in lifting-based and by appropriate designing and also well transfer of the information among the two 1-D ‘DWT filters’, the small latency is achieved. In this article, separable pipelining architecture is also proposed for Inverse discrete wavelet transform (IDWT) which is based on inverse lifting scheme. Verilog HDL is used as a programming language to implement the above architectures and their simulation results are also presented.

KEYWORDS: Discrete wavelet transform (DWT), VLSI architecture, lifting schemes, pipeline.

INTRODUCTION
Discrete wavelet transform (DWT) be known as a analysis tool which gives multi-resolution with tremendous characteristics in time domain and frequency domains. Signals using DWT is decomposed into diverse sub-bands having time information as well as frequency content. When Compared, the coding efficiency and the quality of image restoration with the DWT are higher than the traditional discrete cosine transform. Also, higher in compression ratio be easily obtained. Consequently, DWT is extensively used in processing of signal and compression of image, for instance JPEG2000, MPEG-4 and in many more [3], [4]. Traditional DWT architectures [6], [7] are convolution-based and the second-generation DWTs are lifting algorithms based, those are proposed [8], [9]. Lifting-based architectures have lesser computation complexity and also need less hardware resource compared with convolution-based DWTs.

The later part of the paper is structured as follows. Section II review about what Discrete Wavelet Transform (DWT) is. Section III and IV reveals the projected architecture for the 2-D DWT and also for Inverse DWT which is used for reconstruction Section V provides results after implementing for both forward and inverse DWT. Performance comparison within various VLSI architectures is also presented in this section. At last, Concluded in Section VI.

DISCRETE WAVELET TRANSFORM
In general form „wavelet“ is defined as a small wave which concentrates all its energy in terms of time. Though it is an oscillating wave like feature, can capable in allowing instantaneous time analysis and frequency analysis and this is considered as a prominent means for transient and non transient (non-stationary) phenomena.
Wave consists infinite energy and wavelet consists finite amount of energy which is shown in figure 1.(a) and 1(b) respectively.

Wavelet Transform make use of a set of damped oscillations which is coined as wavelet basis. WT is in its continuous or analog form denoted as „CWT“. CWT with different deterministic and non-deterministic bases is most useful representation for analysis and characterization. Continuous wavelet transform „CWT“ used as singularity detection. A discrete accomplishment of CWT based on real value is termed as standard DWT. Allowing standard DWT, signal can have equal content size in transform domain. So, it is known as a non-redundant transform. Multi-resolution analysis (MRA) another main property that allows DWT in viewing and processing.

This wavelet analysis adopts a wavelet model function, known as „mother wavelet“ or „analyzing wavelet“. Frequency analysis perform with a dilate, low frequency description of the model wavelet, whereas temporal analysis is formed with a constricted, high frequency description of same wavelet. Arithmetical form for signal expansion by means of the wavelets outputs pair of wavelet transform (WT), that is equivalent to the pair of Fourier Transform (FT). Discrete-parameter and discrete in time of WT is coined as Discrete wavelet transform.

Characteristics of DWT
a. Because of its multi-resolution nature they are suitable for applications which require scalability and tolerable degradation. So it allows progressive transmission of images.
b. The larger the magnitude of the wavelet coefficient the more significant it is.
c. Magnitude of DWT coefficients is larger in the lowest bands (LL) at each level of decomposition because they consists pixels of approximate image.
d. Magnitude of DWT coefficients is smaller for other bands (HH, LH, and HL).
e. With DWT the edges and texture can be easily identified in the high frequency bands like HH, LH, and HL. The large coefficients in these bands normally indicate edges in the image.
f. Low frequency components have larger perceptual capacity compared to high frequency components because they have large magnitudes.

PROPOSED ARCHITECTURE FOR THE 2D DWT
Proposed a pipeline architecture for 2-D Discrete wavelet Transform (DWT) having low latency which is shown in figure 2.

In the primary stage of the architecture, given input data is divided as odd and even positions respectively. Even positioned pixels are then fed through 20-bit register (1) where the summation is performed for the data predicted on the further side
of data analysis where the odd positioned pixels are added in 20-bit register (2). The obtained data is then summed with data of output gained from register of 20-bit (3). All at once, parallel data is received in the form of Low-pass plus High-pass coefficients on both sides.

Now the same 1D-DWT design is used to implement a complete one level 2D-DWT by separable pipeline architecture as shown in the below figure 3.

![Figure 3. separable pipeline Architecture for one level 2D-DWT](image)

This separable pipeline architecture explains about the transmission of data efficiently in both 1-D DWT and 2D-a DWT simultaneously. The transmission of data is observed in XILINX tool.

**PROPOSED ARCHITECTURE FOR THE IDWT**

In the inverse case predicted step is compared with updated step and their polarities are interchanged. This is done by reversing the order of operations. So to define for forward and its inverse can use same resources.

Inverse DWT uses low pass coefficients and high pass coefficients which are obtained from Forward DWT to retrieve the Original image pixels. At first, high pass coefficients are added with their delayed coefficients, multiplied by Update and then subtracted from the low pass coefficients to get even positioned pixels. After that these even positioned pixels are added with their delayed values, multiplied by predict and then added to high pass coefficients to get odd positioned pixels. Finally, both even and odd positioned pixels are merged to get back the Original image pixels. This entire process can be shown in Figure 4.

![Figure 4. Proposed Architecture for 1D-IDWT](image)

In this the values b and a is taken as 1 for digital design purpose. If we take those values as 0 then it became Zero response. Merge is used to join the values and the 20 bit registers are used to store the values and transfer the values. The adders are used to add the original and delay values of the register. By separable pipeline architecture we can reconstruct Original data as shown in Figure 5.
IMPLEMENTATION RESULTS
The architectures proposed for forward DWT and inverse DWT are synthesized and simulated using Xilinx tool.

**Forward DWT**
Forward 2D-DWT using separable pipeline architecture is synthesized and its obtained schematic architecture is shown in figure 6.

**Simulation results obtained for Forward 1D-DWT using separable pipeline architecture is shown in figure 7**
Simulation results obtained for Forward 2D-DWT using separable pipeline architecture is shown in figure 8.

Figure 8. Simulation result of 2D-DWT

**Inverse DWT:**
Inverse DWT is synthesized and its obtained schematic architecture is shown in figure 9.

Figure 9. Schematic of pipeline Architecture for IDWT

Simulation results obtained for reconstruction of Original image pixels by proposed architecture is shown in figure 10.

Figure 10. IDWT simulation results
Synthesis Report

Figure 11 gives details about Total Time Delay which is 14.421ns (11.427ns logic, 2.994ns route) and Total memory usage as 140532 kilobytes and Number of errors is 0 (0 filtered).

Table I, describes about architectural internal design considering RAMs, comparators, flips flops, adders and counters as blocks used.

**TABLE I.**

**Advanced HDL design report**

<table>
<thead>
<tr>
<th>Logic Utilization</th>
<th>Used</th>
</tr>
</thead>
<tbody>
<tr>
<td>RAMs utilized in number</td>
<td>6</td>
</tr>
<tr>
<td>16x20-bit dual-port block RAM</td>
<td>2</td>
</tr>
<tr>
<td>9x30-bit dual-port block RAM</td>
<td>4</td>
</tr>
<tr>
<td>ROMs (65x25-bit) utilized in number</td>
<td>1</td>
</tr>
<tr>
<td>26-bit adders utilized</td>
<td>15</td>
</tr>
<tr>
<td>Counters used in number</td>
<td>7</td>
</tr>
<tr>
<td>32-bit up counters</td>
<td>1</td>
</tr>
<tr>
<td>4-bit up counter</td>
<td>6</td>
</tr>
<tr>
<td>Registers (Flip-Flops)</td>
<td>328</td>
</tr>
<tr>
<td>Comparators</td>
<td>9</td>
</tr>
<tr>
<td>4-bit comparator greater</td>
<td>3</td>
</tr>
<tr>
<td>4-bit comparator less than equal</td>
<td>6</td>
</tr>
</tbody>
</table>

Comparison Results

Various existing architectures and proposed architectures are compared in terms of delay and speed performance. This comparison is briefed in Table II.

**Table II. Comparison Of Delay And Speed Performance**

<table>
<thead>
<tr>
<th>Sl. No.</th>
<th>Architecture</th>
<th>Delay(ns)</th>
<th>Speed(MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>Folded</td>
<td>48.928</td>
<td>20.438</td>
</tr>
<tr>
<td>2.</td>
<td>Recursive</td>
<td>45.377</td>
<td>21.562</td>
</tr>
<tr>
<td>3.</td>
<td>Pipelined</td>
<td>39.272</td>
<td>25.463</td>
</tr>
<tr>
<td>4.</td>
<td>Lifting scheme</td>
<td>14.421</td>
<td>69.343</td>
</tr>
</tbody>
</table>
CONCLUSION
Data compression can be achieved by discarding these low amplitudes. In order to achieve better compression first identification of decomposed signals is required which is done according to present thesis. This work presents how signal decomposition occurs through separable DWT architecture. Separable pipelining architecture for rapid computation of the two dimensional DWT with less memory and lesser latency is presented in this paper by appropriate designing and also well transfer of data within two one dimensional DWT filter. separable pipeline architecture for Inverse Discrete wavelet transform (IDWT) is also proposed. The proposed architectures are implemented in verilog language and simulated, synthesized using Xilinx ise 12.3 version tool. The customized lifting scheme circuit uses pipelining of three stages with less registers and low in critical path delaying.

Comparison of proposed architecture with existed one is done and then revealed that the architecture proposed achieves higher speed, lower hardware complexity and storage size is less. In future this work can be applied to frames also.

ACKNOWLEDGMENT
Our sincere thanks to all the staff of the GOKUL College for their support in bringing this paper.

REFERENCES