(1)
VHDL IMPLIMENTATION OF PARALLEL MULTIPLIERS BASED ON MODIFIED BOOTH ALGORITHM. IJESRT 2024, 13 (12), 1-13.